ACM-TC-FPGA Portal
FPGA 20 Nomination Literature
Login
Promoting FPGAs and Reconfigurable Computing
 
ACM-TC-FPGA Portal
- About
- TC-FPGA
- Submit Story
- Discussions
- Topics

- Preferences
- Older Stuff
- Past Polls
- Journals
- Messages

ACM-TC-FPGA Portal
ACM SIGDA Technical Committee on FPGAs and Reconfigurable Computing

 
VTR 7.0 Released
posted by rafi on Wednesday October 09, @06:24AM
from the Academic-CAD-Tool-News dept.
News

VTR 7.0 Release Announcement

To the FPGA Research Community,

We are pleased to announce the release of VTR 7.0. VTR is an open source framework for FPGA CAD and architecture exploration. The framework includes CAD tools that map Verilog/BLIF circuits to a user defined FPGA, benchmarks from a variety of applications/sources, sample FPGA architecture description files, and scripts that tie these different components together.

What is new in VTR 7.0:

  • Basic carry chain support through the whole CAD flow from elaboration down to routing.
  • Power analysis
  • Multi-clock timing analysis with support for simple SDC timing constraints
  • Architecture files that describe realistic, complex FPGAs with a reasonable capture of area, delay, and power values
  • Post-routed netlist support for timing-driven simulation
  • Increased Verilog language support (eg. memory inferencing, support for parameters)
  • Verilog simulation and visualization for debugging
  • Faster CAD algorithms
  • Better quality of results for complex FPGA logic blocks
  • Graphics for Windows
  • Bug fixes and user friendliness improvements (Thank you to all users who provided us feedback on our first release of VTR)

The release may be downloaded here: http://www.eecg.utoronto.ca/vtr/terms.html

The VTR wiki and software trunk may be found here: http://code.google.com/p/vtr-verilog-to-routing/

We hope that VTR will continue to aid your future research on FPGA architecture and CAD.

From,

The VTR Development Team

Source: VTR 7.0 Release Announcement

Major revision of VFLOAT variable precision librar | FCCM 2014 Call for Papers  >

 

 
ACM-TC-FPGA Portal Login
Nickname:

Password:

[ Create a new account ]

Related Links
  • http://www.eecg.utoronto.ca/vt r/terms.html
  • http://code.google.com/p/vtr-v erilog-to-routing/
  • VTR 7.0 Release Announcement
  • VTR 7.0 has been released:
  • More on News
  • Also by rafi
  • VTR 7.0 Released | Login/Create an Account | Top | Search Discussion
    Threshold:
    The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.

    Stock's Observation: You no sooner get your head above water but what someone pulls your flippers off.

    [ home | contribute story | older articles | past polls | preferences ]